Nexperia 74HCT164D,653 8-stage Surface Mount Shift Register 74HCT, 14-Pin SOIC
- N° de stock RS:
- 170-4902
- Référence fabricant:
- 74HCT164D,653
- Fabricant:
- Nexperia
Actuellement indisponible
Nous ne savons pas si cet article sera de nouveau disponible. RS a l'intention de le retirer de son assortiment sous peu.
- N° de stock RS:
- 170-4902
- Référence fabricant:
- 74HCT164D,653
- Fabricant:
- Nexperia
Spécifications
Documentation technique
Législations et de normes
Détails du produit
Recherchez des produits similaires en sélectionnant un ou plusieurs attributs.
Sélectionner tout | Attribut | Valeur |
|---|---|---|
| Marque | Nexperia | |
| Package Type | SO | |
| Logic Function | Shift Register | |
| Number of Stages | 8 | |
| Logic Family | 74HCT | |
| Mounting Type | Surface Mount | |
| Operation Mode | Serial to Parallel | |
| Number of Elements | 1 | |
| Pin Count | 14 | |
| Minimum Operating Supply Voltage | 4.5 V | |
| Maximum Operating Supply Voltage | 5.5 V | |
| Dimensions | 8.75 x 4 x 1.45mm | |
| Minimum Operating Temperature | -40 °C | |
| Triggering Type | Positive Edge | |
| Direction Type | Uni-Directional | |
| Maximum Operating Temperature | 125 °C | |
| Preset Type | Asynchronous | |
| Reset Type | Asynchronous | |
| Sélectionner tout | ||
|---|---|---|
Marque Nexperia | ||
Package Type SO | ||
Logic Function Shift Register | ||
Number of Stages 8 | ||
Logic Family 74HCT | ||
Mounting Type Surface Mount | ||
Operation Mode Serial to Parallel | ||
Number of Elements 1 | ||
Pin Count 14 | ||
Minimum Operating Supply Voltage 4.5 V | ||
Maximum Operating Supply Voltage 5.5 V | ||
Dimensions 8.75 x 4 x 1.45mm | ||
Minimum Operating Temperature -40 °C | ||
Triggering Type Positive Edge | ||
Direction Type Uni-Directional | ||
Maximum Operating Temperature 125 °C | ||
Preset Type Asynchronous | ||
Reset Type Asynchronous | ||
- Pays d'origine :
- TH
The 74HC164: 74HCT164 is an 8-bit serial-in/parallel-out shift register. The device features two serial data inputs (DSA and DSB), eight parallel data outputs (Q0 to Q7). Data is entered serially through DSA or DSB and either input can be used as an Active HIGH enable for data entry through the other input. Data is shifted on the LOW‑to‑HIGH transitions of the clock (CP) input. A LOW on the Master reset input (MR) clears the register and forces all outputs LOW, independently of other inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to Interface inputs to voltages in excess of VCC.
Simple control Interface
I/O expansion
Asynchronous and synchronous load options
High frequency
Cascadable
LED drivers
Displays
Control units