Nexperia 74HC4094D,653 1 Surface Shift Register 74HC SO, 16-Pin
- N° de stock RS:
- 170-7970
- Référence fabricant:
- 74HC4094D,653
- Fabricant:
- Nexperia
Actuellement indisponible
Nous ne savons pas si cet article sera de nouveau disponible. RS a l'intention de le retirer de son assortiment sous peu.
- N° de stock RS:
- 170-7970
- Référence fabricant:
- 74HC4094D,653
- Fabricant:
- Nexperia
Spécifications
Documentation technique
Législations et de normes
Détails du produit
Recherchez des produits similaires en sélectionnant un ou plusieurs attributs.
Sélectionner tout | Attribut | Valeur |
|---|---|---|
| Marque | Nexperia | |
| Product Type | Shift Register | |
| Package Type | SO | |
| Logic Family | 74HC | |
| Mount Type | Surface | |
| Number of Elements | 1 | |
| Pin Count | 16 | |
| Minimum Supply Voltage | 2V | |
| Maximum Supply Voltage | 6V | |
| Trigger Type | Positive Edge | |
| Maximum Operating Temperature | 125°C | |
| Series | 74HC4094 | |
| Width | 4mm | |
| Standards/Approvals | No | |
| Height | 1.75mm | |
| Length | 10mm | |
| Automotive Standard | No | |
| Sélectionner tout | ||
|---|---|---|
Marque Nexperia | ||
Product Type Shift Register | ||
Package Type SO | ||
Logic Family 74HC | ||
Mount Type Surface | ||
Number of Elements 1 | ||
Pin Count 16 | ||
Minimum Supply Voltage 2V | ||
Maximum Supply Voltage 6V | ||
Trigger Type Positive Edge | ||
Maximum Operating Temperature 125°C | ||
Series 74HC4094 | ||
Width 4mm | ||
Standards/Approvals No | ||
Height 1.75mm | ||
Length 10mm | ||
Automotive Standard No | ||
The 74HC4094, 74HCT4094 is an 8-bit serial-in/serial or parallel-out shift register with a storage register and 3-state outputs. Both the shift and storage register have separate clocks. The device features a serial input (D) and two serial outputs (QS1 and QS2) to enable cascading. Data is shifted on the LOW-to-HIGH transitions of the CP input. Data is available at QS1 on the LOW-to-HIGH transitions of the CP input to allow cascading when clock edges are fast. The same data is available at QS2 on the next HIGH-to-LOW transition of the CP input to allow cascading when clock edges are slow. The data in the shift register is transferred to the storage register when the STR input is HIGH. Data in the storage register appears at the outputs whenever the output enable input (OE) is HIGH.
Simple control interface
I/O expansion
Asynchronous and synchronous load options
High frequency
Cascadable
LED drivers
Key applications
Displays
Control units