Infineon NOR 512 MB SPI Flash Memory 8-Pin, S25HL512TFAMHI010
- N° de stock RS:
- 273-5425
- Référence fabricant:
- S25HL512TFAMHI010
- Fabricant:
- Infineon
Sous-total (1 plateau de 240 unités)*
1 826,64 €
(TVA exclue)
2 210,16 €
(TVA incluse)
Frais de livraison offerts pour toute commande de plus de 75,00 €
Temporairement en rupture de stock
- Expédition à partir du 28 avril 2026
Besoin de plus? Cliquez sur " Vérifier les dates de livraison " pour plus de détails
Unité | Prix par unité | le plateau* |
|---|---|---|
| 240 + | 7,611 € | 1 826,64 € |
*Prix donné à titre indicatif
- N° de stock RS:
- 273-5425
- Référence fabricant:
- S25HL512TFAMHI010
- Fabricant:
- Infineon
Spécifications
Documentation technique
Législations et de normes
Détails du produit
Recherchez des produits similaires en sélectionnant un ou plusieurs attributs.
Sélectionner tout | Attribut | Valeur |
|---|---|---|
| Marque | Infineon | |
| Memory Size | 512MB | |
| Product Type | Flash Memory | |
| Interface Type | SPI | |
| Pin Count | 8 | |
| Maximum Clock Frequency | 166MHz | |
| Cell Type | NOR | |
| Maximum Supply Voltage | 3.6V | |
| Minimum Supply Voltage | 1.7V | |
| Minimum Operating Temperature | -40°C | |
| Standards/Approvals | ISO26262 ASIL B and ASIL D ready | |
| Automotive Standard | AEC-Q1 Grade 1 | |
| Supply Current | 53mA | |
| Series | SEMPER Flash | |
| Sélectionner tout | ||
|---|---|---|
Marque Infineon | ||
Memory Size 512MB | ||
Product Type Flash Memory | ||
Interface Type SPI | ||
Pin Count 8 | ||
Maximum Clock Frequency 166MHz | ||
Cell Type NOR | ||
Maximum Supply Voltage 3.6V | ||
Minimum Supply Voltage 1.7V | ||
Minimum Operating Temperature -40°C | ||
Standards/Approvals ISO26262 ASIL B and ASIL D ready | ||
Automotive Standard AEC-Q1 Grade 1 | ||
Supply Current 53mA | ||
Series SEMPER Flash | ||
The Infineon Flash Memory is a Quad SPI family of products which has high speed CMOS, MIRRORBIT™ NOR Flash devices. This flash memory is designed for functional safety with development according to ISO 26262 standard to achieve ASIL B compliance and ASIL D readiness. Read operations from the device are burst oriented. Read transactions can be configured to use either a wrapped or linear burst. Wrapped bursts read from a single page whereas linear bursts can read the whole memory array.
Legacy Block protection
SDR option runs up to 21 MBps
OTP secure silicon array of 1024 bytes
Serial flash discoverable parameters
Minimum 100000 program and erase cycles