Alliance Memory SDRAM 64 MB Surface, 54-Pin 16 bit TSOP

Offre groupée disponible

Sous-total (1 plateau de 108 unités)*

324,00 €

(TVA exclue)

392,04 €

(TVA incluse)

Add to Basket
sélectionner ou taper la quantité
Commandes ci-dessous 75,00 € coût (TVA exclue) 5,95 €.
Temporairement en rupture de stock
  • Expédition à partir du 01 mai 2026
Besoin de plus? Cliquez sur " Vérifier les dates de livraison " pour plus de détails
Unité
Prix par unité
le plateau*
108 - 2163,00 €324,00 €
324 - 4322,919 €315,25 €
540 - 9722,842 €306,94 €
1080 - 19442,769 €299,05 €
2052 +2,70 €291,60 €

*Prix donné à titre indicatif

N° de stock RS:
230-8429
Numéro d'article Distrelec:
304-31-279
Référence fabricant:
AS4C4M16SA-6TIN
Fabricant:
Alliance Memory
Recherchez des produits similaires en sélectionnant un ou plusieurs attributs.
Sélectionner tout

Marque

Alliance Memory

Memory Size

64MB

Product Type

SDRAM

Organisation

4M x 16 bit

Data Bus Width

16bit

Address Bus Width

13bit

Number of Bits per Word

16

Maximum Clock Frequency

166MHz

Maximum Random Access Time

5.4ns

Number of Words

1M

Mount Type

Surface

Package Type

TSOP

Pin Count

54

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

85°C

Series

AS4C4M16SA-C&I

Length

22.35mm

Standards/Approvals

No

Height

1.2mm

Width

22.35 mm

Maximum Supply Voltage

3.6V

Minimum Supply Voltage

3V

Automotive Standard

No

The Alliance Memory 64Mb SDRAM is a high-speed CMOS synchronous DRAM containing 64 Mbits. It is internally configured as 4 Banks of 1M word x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a Bank Activate command which is then followed by a Read or Write command.

Fast access time from clock: 4.5/5.4/5.4 ns

Fast clock rate: 200/166/143 MHz

Fully synchronous operation

Internal pipelined architecture

1M word x 16-bit x 4-bank

Liens connexes

Recently viewed