Intelligent Memory IM2G16D2DBBG-25 SDRAM 1 GB Surface, 84-Pin 16 bit FBGA-84 Ball
- N° de stock RS:
- 588-595
- Référence fabricant:
- IM2G16D2DBBG-25
- Fabricant:
- Intelligent Memory
Sous-total (1 unité)*
16,80 €
(TVA exclue)
20,33 €
(TVA incluse)
Informations sur le stock actuellement non accessibles - Veuillez vérifier plus tard
Unité | Prix par unité |
|---|---|
| 1 + | 16,80 € |
*Prix donné à titre indicatif
- N° de stock RS:
- 588-595
- Référence fabricant:
- IM2G16D2DBBG-25
- Fabricant:
- Intelligent Memory
Spécifications
Documentation technique
Législations et de normes
Détails du produit
Recherchez des produits similaires en sélectionnant un ou plusieurs attributs.
Sélectionner tout | Attribut | Valeur |
|---|---|---|
| Marque | Intelligent Memory | |
| Memory Size | 1GB | |
| Product Type | SDRAM | |
| Data Bus Width | 16bit | |
| Maximum Clock Frequency | 533MHz | |
| Maximum Random Access Time | 2.5ns | |
| Mount Type | Surface | |
| Package Type | FBGA-84 Ball | |
| Pin Count | 84 | |
| Minimum Operating Temperature | -40°C | |
| Maximum Operating Temperature | 95°C | |
| Standards/Approvals | JEDEC, RoHS | |
| Maximum Supply Voltage | 1.9V | |
| Minimum Supply Voltage | 1.7V | |
| Automotive Standard | AEC | |
| Sélectionner tout | ||
|---|---|---|
Marque Intelligent Memory | ||
Memory Size 1GB | ||
Product Type SDRAM | ||
Data Bus Width 16bit | ||
Maximum Clock Frequency 533MHz | ||
Maximum Random Access Time 2.5ns | ||
Mount Type Surface | ||
Package Type FBGA-84 Ball | ||
Pin Count 84 | ||
Minimum Operating Temperature -40°C | ||
Maximum Operating Temperature 95°C | ||
Standards/Approvals JEDEC, RoHS | ||
Maximum Supply Voltage 1.9V | ||
Minimum Supply Voltage 1.7V | ||
Automotive Standard AEC | ||
The Intelligent Memory DDR DRAM achieves high-speed data transfer rates by employing a chip architecture that prefetches multiple bits and synchronizes the output data to a system clock. It supports system frequencies up to 533 MHz, enabling fast and efficient performance. The design includes internal banks for concurrent operation and utilizes a 4-bit prefetch architecture to boost data throughput.
RoHS compliant
PASR partial array self refresh
Auto refresh and self refresh