Microchip dsPIC33CK CPU Microprocessor dsPIC33CK256MP508 FAMILY 16 bit CISC 100 MHz 64-Pin TQFP

Offre groupée disponible

Sous-total 10 unités (conditionné en plateau)*

20,30 €

(TVA exclue)

24,60 €

(TVA incluse)

Add to Basket
sélectionner ou taper la quantité
Commandes ci-dessous 75,00 € coût (TVA exclue) 5,95 €.
En voie de retrait du marché
  • 234 dernière(s) unité(s), prête(s) à l'envoi d'un autre centre de distribution
Unité
Prix par unité
10 - 222,03 €
24 - 981,98 €
100 +1,925 €

*Prix donné à titre indicatif

Options de conditionnement :
N° de stock RS:
179-3999P
Référence fabricant:
DSPIC33CK256MP506-I/PT
Fabricant:
Microchip
Recherchez des produits similaires en sélectionnant un ou plusieurs attributs.
Sélectionner tout

Marque

Microchip

Product Type

Microprocessor

Series

dsPIC33CK256MP508 FAMILY

Device Core

dsPIC33CK CPU

Data Bus Width

16bit

Instruction Set Architecture

CISC

Maximum Clock Frequency

100MHz

Mount Type

Surface

Minimum Supply Voltage

3.6V

Package Type

TQFP

Pin Count

64

Maximum Supply Voltage

3.6V

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

85°C

Standards/Approvals

IEC 60730, AEC-Q100 REVG (Grade 1)

Height

1.2mm

Width

12 mm

Length

12mm

Number of Cores

1

Automotive Standard

AEC-Q100

Pays d'origine :
US
Microchip’s dsPIC33CK family of digital signal controllers (DSCs) features a single 100 MIPS 16-bit dsPIC® DSC core with integrated DSP and enhanced on-chip peripherals. These DSCs enable the design of high-performance, precision motor control systems that are more energy efficient, quieter in operation and provide extended motor life. They can be used to control BLDC, PMSM, ACIM, SR and stepper motors.

3.0V to 3.6V, -40ºC to +125ºC, DC to 100 MIPS

dsPIC33CK DSC Core:

Modified Harvard architecture with 16-bit data and 24-bit instructions

Code efficient (C and Assembly) CPU architecture designed for real-time applications

16 16-bit working registers

4 sets of interrupt context saving registers, including ACC and CPU status for fast interrupt handling

Single-cycle, mixed-sign 32-bit MUL

Fast 6-cycle hardware 32/16 and 16/16 DIV

Dual 40-bit fixed point Accumulators (ACC) for DSP operations

Single-cycle MAC/MPY with dual data fetch and result write-back

Zero overhead looping support

Liens connexes

Recently viewed