Microchip DSPIC33CK256MP506-I/PT dsPIC33CK CPU Microprocessor dsPIC33CK256MP508 FAMILY 16 bit CISC 100 MHz 64-Pin TQFP

Voir l’ensemble des Microprocessors
Offre groupée disponible

Sous-total (1 paquet de 2 unités)*

4,18 €

(TVA exclue)

5,06 €

(TVA incluse)

Add to Basket
sélectionner ou taper la quantité
En voie de retrait du marché
  • 234 dernière(s) unité(s), prête(s) à l'envoi d'un autre centre de distribution
Unité
Prix par unité
le paquet*
2 - 82,09 €4,18 €
10 - 222,03 €4,06 €
24 - 981,98 €3,96 €
100 +1,925 €3,85 €

*Prix donné à titre indicatif

Options de conditionnement :
N° de stock RS:
179-3999
Référence fabricant:
DSPIC33CK256MP506-I/PT
Fabricant:
Microchip
Recherchez des produits similaires en sélectionnant un ou plusieurs attributs.
Sélectionner tout

Marque

Microchip

Series

dsPIC33CK256MP508 FAMILY

Product Type

Microprocessor

Device Core

dsPIC33CK CPU

Data Bus Width

16bit

Instruction Set Architecture

CISC

Maximum Clock Frequency

100MHz

Mount Type

Surface

Package Type

TQFP

Minimum Supply Voltage

3.6V

Maximum Supply Voltage

3.6V

Pin Count

64

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

85°C

Length

12mm

Width

12 mm

Standards/Approvals

IEC 60730, AEC-Q100 REVG (Grade 1)

Height

1.2mm

Automotive Standard

AEC-Q100

Number of Cores

1

Pays d'origine :
TH
Microchip’s dsPIC33CK family of digital signal controllers (DSCs) features a single 100 MIPS 16-bit dsPIC® DSC core with integrated DSP and enhanced on-chip peripherals. These DSCs enable the design of high-performance, precision motor control systems that are more energy efficient, quieter in operation and provide extended motor life. They can be used to control BLDC, PMSM, ACIM, SR and stepper motors.

3.0V to 3.6V, -40ºC to +125ºC, DC to 100 MIPS

dsPIC33CK DSC Core:

Modified Harvard architecture with 16-bit data and 24-bit instructions

Code efficient (C and Assembly) CPU architecture designed for real-time applications

16 16-bit working registers

4 sets of interrupt context saving registers, including ACC and CPU status for fast interrupt handling

Single-cycle, mixed-sign 32-bit MUL

Fast 6-cycle hardware 32/16 and 16/16 DIV

Dual 40-bit fixed point Accumulators (ACC) for DSP operations

Single-cycle MAC/MPY with dual data fetch and result write-back

Zero overhead looping support

Liens connexes

Recently viewed