Microchip PIC18F27K42-I/SS, 8 bit PIC, PIC18(L)F2XK42 Microcontroller, 64 MHz, 128kB FLASH, 28-Pin SOP

Offre groupée disponible

Sous-total (1 paquet de 5 unités)*

10,50 €

(TVA exclue)

12,70 €

(TVA incluse)

Add to Basket
sélectionner ou taper la quantité
En stock
  • Plus 50 unité(s) expédiée(s) à partir du 15 décembre 2025
Besoin de plus? Cliquez sur " Vérifier les dates de livraison " pour plus de détails
Unité
Prix par unité
le paquet*
5 - 52,10 €10,50 €
10 - 202,06 €10,30 €
25 - 901,924 €9,62 €
95 +1,886 €9,43 €

*Prix donné à titre indicatif

Options de conditionnement :
N° de stock RS:
236-8936
Référence fabricant:
PIC18F27K42-I/SS
Fabricant:
Microchip
Recherchez des produits similaires en sélectionnant un ou plusieurs attributs.
Sélectionner tout

Marque

Microchip

Series

PIC18(L)F2XK42

Product Type

Microcontroller

Package Type

SOP

Mount Type

Surface

Pin Count

28

Device Core

PIC

Data Bus Width

8bit

Program Memory Size

128kB

Maximum Clock Frequency

64MHz

RAM Size

8kB

Maximum Supply Voltage

5.5V

DACs

5 bit

Number of Programmable I/Os

25

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

85°C

Standards/Approvals

REACH, RoHS3

Minimum Supply Voltage

2.5V

Automotive Standard

No

ADCs

24 Channels

Instruction Set Architecture

RISC

Program Memory Type

FLASH

The Microchip microcontroller feature a 12-bit ADC with Computation (ADC2) automating Capacitive Voltage Divider (CVD) techniques for advanced touch sensing, averaging, filtering, oversampling and threshold comparison, Temperature Sensor, Vectored Interrupt Controller with fixed latency for handling interrupts, System Bus Arbiter, Direct Memory Access capabilities, UART with support for Asynchronous, DMX, DALI and LIN transmissions, SPI, I2C, memory features like Memory Access Partition (MAP) to support customers in data protection and bootloader applications, and Device Information Area (DIA) which stores factory calibration values to help improve temperature sensor accuracy.

C Compiler optimized RISC architecture

Up to 64 MHz clock input

62.5 ns minimum instruction cycle

Two direct memory access (DMA) controllers

User-programmable source and destination sizes

Hardware and software-triggered data transfers

Vectored interrupt capability

Selectable high/low priority

Programmable vector table base address

31-Level deep hardware stack

Low current power on reset (POR)

Configurable Power up timer (PWRT)

Brown out reset (BOR)

low power BOR (LPBOR) Option

Windowed Watchdog timer (WWDT)

Variable prescaler selection

Variable window size selection

Liens connexes