Microchip PIC18F26K42-I/SS PIC, PIC XLP 18K Microcontroller, 64 MHz, 64kB FLASH, 28-Pin SOP

Voir la catégorie
Offre groupée disponible

Sous-total (1 paquet de 5 unités)*

9,48 €

(TVA exclue)

11,47 €

(TVA incluse)

Add to Basket
sélectionner ou taper la quantité
En stock
  • 15 unité(s) prête(s) à être expédiée(s) d'un autre centre de distribution
Besoin de plus? Cliquez sur " Vérifier les dates de livraison " pour plus de détails
Unité
Prix par unité
le paquet*
5 - 51,896 €9,48 €
10 - 201,862 €9,31 €
25 - 901,738 €8,69 €
95 +1,712 €8,56 €

*Prix donné à titre indicatif

Options de conditionnement :
N° de stock RS:
236-8924
Référence fabricant:
PIC18F26K42-I/SS
Fabricant:
Microchip
Recherchez des produits similaires en sélectionnant un ou plusieurs attributs.
Sélectionner tout

Marque

Microchip

Product Type

Microcontroller

Series

PIC XLP 18K

Package Type

SOP

Mount Type

Surface

Pin Count

28

Device Core

PIC

Program Memory Size

64kB

Maximum Clock Frequency

64MHz

Maximum Supply Voltage

5.5V

Minimum Operating Temperature

-40°C

DACs

1 x 5 Bit

Number of Programmable I/Os

25

Maximum Operating Temperature

85°C

Standards/Approvals

REACH, RoHS3

Minimum Supply Voltage

2.3V

ADCs

24 x 12 Bit

Automotive Standard

No

Program Memory Type

FLASH

Instruction Set Architecture

RISC

The Microchip microcontroller feature a 12-bit ADC with Computation (ADC2) automating Capacitive Voltage Divider (CVD) techniques for Advanced touch sensing, averaging, filtering, oversampling and threshold comparison, Temperature Sensor, Vectored Interrupt Controller with fixed latency for handling interrupts, System Bus Arbiter, Direct Memory Access capabilities, UART with support for Asynchronous, DMX, DALI and LIN transmissions, SPI, I2C, memory features like Memory Access Partition (MAP) to support customers in data protection and bootloader applications, and Device Information Area (DIA) which stores factory calibration values to help improve temperature sensor accuracy.

C Compiler optimized RISC architecture

Up to 64 MHz clock input

62.5 ns minimum instruction cycle

Two direct memory access (DMA) controllers

User-programmable source and destination sizes

Hardware and software-triggered data transfers

Vectored interrupt capability

Selectable high/low priority

Fixed interrupt latency

Programmable Vector table base address

31-Level deep hardware stack

Low current power on reset (POR)

Configurable power up timer (PWRT)

Brown out reset (BOR)

low power BOR (LPBOR) Option

Windowed watchdog timer (WWDT)

Liens connexes