Microchip, 8bit AVR, ATXMEGA Microcontroller, 32MHz, 32 kB Flash, 32-Pin TQFP

Voir la catégorie

Sous-total (1 bobine de 2000 unités)*

5 376,00 €

(TVA exclue)

6 504,00 €

(TVA incluse)

Add to Basket
sélectionner ou taper la quantité
Temporairement en rupture de stock
  • Expédition à partir du 03 février 2026
Besoin de plus? Cliquez sur " Vérifier les dates de livraison " pour plus de détails
Unité
Prix par unité
la bobine*
2000 +2,688 €5 376,00 €

*Prix donné à titre indicatif

N° de stock RS:
177-2812
Référence fabricant:
ATXMEGA32E5-AUR
Fabricant:
Microchip
Recherchez des produits similaires en sélectionnant un ou plusieurs attributs.
Sélectionner tout

Marque

Microchip

Family Name

ATXMEGA

Package Type

TQFP

Mounting Type

Surface Mount

Pin Count

32

Device Core

AVR

Data Bus Width

8 bit, 16bit

Program Memory Size

32 kB

Maximum Frequency

32MHz

RAM Size

4 kB

USB Channels

0

Number of PWM Units

1

Number of SPI Channels

1

Number of USART Channels

2

Number of I2C Channels

1

Number of CAN Channels

0

Number of UART Channels

2

Typical Operating Supply Voltage

3.6 (Maximum) V

Number of PCI Channels

0

Number of LIN Channels

0

ADCs

16 x 12 bit

Length

7.1mm

Width

7.1mm

Instruction Set Architecture

RISC

Pulse Width Modulation

1 (8 Channel)

Number of ADC Units

1

Minimum Operating Temperature

-40 °C

Program Memory Type

Flash

Maximum Operating Temperature

+85 °C

Dimensions

7.1 x 7.1 x 1.05mm

Maximum Number of Ethernet Channels

0

Number of Ethernet Channels

0

Height

1.05mm

The XMEGA E devices feature an innovative XMEGA Custom Logic module (XCL) consisting of two independent 8-bit timer/counters and two lookup tables used for defining glue logic. It is designed to reduce bill of material (BOM) and PCB size as the XCL can replace external circuitry such as delay elements, RS-latches, D-latches, D-flip-flowps chip-select logic, AND, NAND, OR, NOR, XOR, XNOR, NOT, MUX AND/OR/XOR logic gates. In addition it can together with the USART enable customized communication protocols. By executing powerful instructions in a single clock cycle, the device achieves throughputs approaching 1 MIPS per MHz, balancing power consumption and processing speed.

Liens connexes