Nexperia 74AUP2G08DC,125, Dual 2-Input AND Schmitt Trigger Logic Gate, 8-Pin VSSOP

Voir l’ensemble des Logic Gates

Sous-total (1 bobine de 3000 unités)*

630,00 €

(TVA exclue)

750,00 €

(TVA incluse)

Add to Basket
sélectionner ou taper la quantité
Temporairement en rupture de stock
  • Expédition à partir du 22 juin 2026
Besoin de plus? Cliquez sur " Vérifier les dates de livraison " pour plus de détails
Unité
Prix par unité
la bobine*
3000 +0,21 €630,00 €

*Prix donné à titre indicatif

N° de stock RS:
153-2845
Référence fabricant:
74AUP2G08DC,125
Fabricant:
Nexperia
Recherchez des produits similaires en sélectionnant un ou plusieurs attributs.
Sélectionner tout

Marque

Nexperia

Logic Function

AND

Mounting Type

Surface Mount

Number of Elements

2

Number of Inputs per Gate

2

Schmitt Trigger Input

Yes

Package Type

VSSOP

Pin Count

8

Logic Family

AUP

Input Type

CMOS

Maximum Operating Supply Voltage

3.6 V

Maximum High Level Output Current

-4mA

Maximum Propagation Delay Time @ Maximum CL

24 @ 30 pF

Minimum Operating Supply Voltage

0.8 V

Maximum Low Level Output Current

4mA

Minimum Operating Temperature

-40 °C

Output Type

ECL

Maximum Operating Temperature

+125 °C

Dimensions

2.1 x 2.4 x 0.85mm

Propagation Delay Test Condition

30pF

Height

0.85mm

Width

2.4mm

Length

2.1mm

Low-power dual 2-input AND gate, The 74AUP2G08 provides the dual 2-input AND function. Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing a damaging backflow current through the device when it is powered down.

Wide supply voltage range from 0.8 V to 3.6 V
High noise immunity
Low static power consumption, ICC = 0.9 μA (maximum)
Latch-up performance exceeds 100 mA per JESD78 Class II
Inputs accept voltages up to 3.6 V
Low noise overshoot and undershoot < 10 % of VCC
IOFF circuitry provides partial power-down mode operation
Multiple package options

Liens connexes