Infineon NOR 256 MB SPI Flash Memory 16-Pin SOIC

Sous-total (1 plateau de 338 unités)*

2 184,832 €

(TVA exclue)

2 643,498 €

(TVA incluse)

Add to Basket
sélectionner ou taper la quantité
Temporairement en rupture de stock
  • Expédition à partir du 11 mai 2026
Besoin de plus? Cliquez sur " Vérifier les dates de livraison " pour plus de détails
Unité
Prix par unité
le plateau*
338 +6,464 €2 184,83 €

*Prix donné à titre indicatif

N° de stock RS:
184-0052
Référence fabricant:
S25FL256SAGBHBA00
Fabricant:
Infineon
Recherchez des produits similaires en sélectionnant un ou plusieurs attributs.
Sélectionner tout

Marque

Infineon

Product Type

Flash Memory

Memory Size

256MB

Interface Type

SPI

Package Type

SOIC

Pin Count

16

Organisation

32M x 8 Bit

Maximum Clock Frequency

133MHz

Mount Type

Surface

Cell Type

NOR

Maximum Supply Voltage

3.6V

Minimum Supply Voltage

2.7V

Timing Type

Synchronous

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

85°C

Width

7.5 mm

Height

2.55mm

Length

10.3mm

Standards/Approvals

No

Automotive Standard

AEC-Q100

Maximum Random Access Time

14.5ns

Number of Bits per Word

8

Number of Words

32M

Series

S25FL256S

This family of devices connect to a host system via a SPI. Traditional SPI single bit serial input and output (Single I/O or SIO) is

supported as well as optional two bit (Dual I/O or DIO) and four bit (Quad I/O or QIO) serial commands. This multiple width interface

is called SPI Multi-I/O or MIO. In addition, the FL-S family adds support for DDR read commands for SIO, DIO, and QIO that transfer

address and read data on both edges of the clock.

The Eclipse architecture features a Page Programming Buffer that allows up to 128 words (256 bytes) or 256 words (512 bytes) to be

programmed in one operation, resulting in faster effective programming and erase than prior generation SPI program or erase

algorithms.

Executing code directly from flash memory is often called Execute-In-Place or XIP. By using FL-S devices at the higher clock rates

supported, with QIO or DDR-QIO commands, the instruction read transfer rate can match or exceed traditional parallel interface,

asynchronous, NOR flash memories while reducing signal count dramatically.

The S25FL128S and S25FL256S products offer high densities coupled with the flexibility and fast performance required by a variety

of embedded applications. They are ideal for code shadowing, XIP, and data storage.

Liens connexes

Recently viewed