dsPIC30F5013-30I/PT Microchip dsPIC30F, 16bit Digital Signal Processor 30MIPS 1.024 kB, 66 kB Flash 80-Pin TQFP

Voir la catégorie

Sous-total (1 plateau de 119 unités)*

1 088,136 €

(TVA exclue)

1 316,616 €

(TVA incluse)

Add to Basket
sélectionner ou taper la quantité
En stock
  • Plus 119 unité(s) expédiée(s) à partir du 17 novembre 2025
Besoin de plus? Cliquez sur " Vérifier les dates de livraison " pour plus de détails
Unité
Prix par unité
le plateau*
119 +9,144 €1 088,14 €

*Prix donné à titre indicatif

N° de stock RS:
889-5714
Référence fabricant:
dsPIC30F5013-30I/PT
Fabricant:
Microchip
Recherchez des produits similaires en sélectionnant un ou plusieurs attributs.
Sélectionner tout

Marque

Microchip

Maximum Frequency

30MIPS

Series

dsPIC30F

Device Million Instructions per Second

30MIPS

Data Bus Width

16bit

RAM Size

4.096 kB

Instruction Set Architecture

RISC

Program Memory Size

1.024 kB, 66 kB

Program Memory Type

Flash

Mounting Type

Surface Mount

Package Type

TQFP

Pin Count

80

Typical Operating Supply Voltage

2.5 to 5.5 V

Number of UART Channels

2

Number of PCI Channels

0

USB Channels

0

Number of USART Channels

0

Timers

5 x 16 bit

Dimensions

12 x 12 x 1.05mm

Pulse Width Modulation

5(16 bit)

Number of I2C Channels

1

Number of Timers

5

Number of Ethernet Channels

0

Number of SPI Channels

2

ADC Resolution

12bit

Number of LIN Channels

0

Height

1.05mm

Timer Resolution

16bit

ADCs

16 x 12 bit

Length

12mm

Number of PWM Units

5

Maximum Operating Temperature

+85 °C

Number of ADC Units

1

ADC Channels

16

Number of CAN Channels

2

PWM Resolution

16bit

Minimum Operating Temperature

-40 °C

Width

12mm

Pays d'origine :
TH

dsPIC30F5011/5013 16-Bit Digital Signal Controllers


Microchip’s dsPIC30F family of Digital Signal Controllers (DSCs) offer designers DSP like performance with the simplicity of an MCU. The dsPIC30F5011/5013 devices are general purpose DSCs that feature peripherals suitable for a variety of different applications.

CPU Features


30 MIPS Max. CPU Speed
Modified Harvard architecture
C compiler optimized instruction set architecture
83 base instructions with flexible addressing modes
24-bit wide instructions, 16-bit wide data path
66 Kbytes on-chip Flash program space
4 Kbytes of on-chip data RAM
1 Kbyte of non-volatile data EEPROM
16 x 16-bit working register array
Up to 41 interrupt sources

DSP Engine Features


Modulo and Bit-Reversed modes
Two 40-bit wide accumulators with optional saturation logic
17-bit x 17-bit single-cycle hardware fractional/integer multiplier
All DSP instructions are single cycle - Multiply-Accumulate (MAC) operation
Single cycle ±16 shift Dual data fetch

Peripheral Features


High-current sink/source I/O pins: 25 mA/25 mA
Five 16-bit timers/counters – option to pair up 16-bit timers into 32-bit timer modules
One 16-bit Capture input functions
Two 16-bit Compare/PWM output functions
Data Converter Interface (DCI) supports common audio codec protocols, including I2S and AC’97
PWM generators with 8 outputs
12-Bit 200 ksps Analogue-to-Digital Converter (ADC) – 16 Channels
3-wire SPI modules
I2CTM module
Two UART Modules
Two CAN bus Modules

Liens connexes