dsPIC30F2010-30I/SO Microchip dsPIC30F, 16bit Digital Signal Processor 30MIPS 1.024 kB, 12 kB Flash 28-Pin SOIC

Voir la catégorie

Sous-total (1 unité)*

3,84 €

(TVA exclue)

4,65 €

(TVA incluse)

Add to Basket
sélectionner ou taper la quantité
En stock
  • Plus 1 520 unité(s) expédiée(s) à partir du 15 décembre 2025
Besoin de plus? Cliquez sur " Vérifier les dates de livraison " pour plus de détails
Unité
Prix par unité
1 +3,84 €

*Prix donné à titre indicatif

Options de conditionnement :
N° de stock RS:
666-8245
Référence fabricant:
dsPIC30F2010-30I/SO
Fabricant:
Microchip
Recherchez des produits similaires en sélectionnant un ou plusieurs attributs.
Sélectionner tout

Marque

Microchip

Maximum Frequency

30MIPS

Series

dsPIC30F

Device Million Instructions per Second

30MIPS

Data Bus Width

16bit

RAM Size

512 kB

Instruction Set Architecture

RISC

Program Memory Size

1.024 kB, 12 kB

Program Memory Type

Flash

Mounting Type

Surface Mount

Package Type

SOIC

Pin Count

28

Typical Operating Supply Voltage

2.5 to 5.5 V

Number of UART Channels

1

Number of Timers

3

Number of I2C Channels

1

Number of PCI Channels

0

ADC Resolution

10bit

USB Channels

0

Number of SPI Channels

1

Number of USART Channels

0

Number of LIN Channels

0

Height

2.35mm

Timer Resolution

16bit

PWM Resolution

16bit

Minimum Operating Temperature

-40 °C

Number of Ethernet Channels

0

Dimensions

17.9 x 7.5 x 2.35mm

Timers

3 x 16 bit

Pulse Width Modulation

1(6 Channel) (Motor Control), 2(16 bit)

Width

7.5mm

PWM Channels

6

ADCs

6 x 10 bit

Length

17.9mm

Number of PWM Units

3

Maximum Operating Temperature

+85 °C

Number of ADC Units

1

ADC Channels

6

Number of CAN Channels

0

dsPIC30F1010/202x 16-Bit Digital Signal Controllers


Microchip’s dsPIC30F family of Digital Signal Controllers (DSCs) offer designers DSP like performance with the simplicity of an MCU. The dsPIC30F1010/202x range of devices feature peripherals to support digital switch-mode power supplies (SMPS) and other digital power conversion applications.

CPU Features


30 MIPS Max. CPU Speed
Modified Harvard architecture
C Compiler optimized instruction set architecture
83 base instructions with flexible addressing modes
24-bit wide instructions, 16-bit wide data path
12 Kbytes on-chip Flash program space
512 bytes on-chip data RAM
16 x 16-bit working register array
32 interrupt sources
Three external interrupt sources
8 user-selectable priority levels for each interrupt
4 processor exceptions and software traps

DSP Engine Features


Modulo and Bit-Reversed modes
Two 40-bit wide accumulators with optional saturation logic
17-bit x 17-bit single-cycle hardware fractional/integer multiplier
Single-cycle Multiply-Accumulate (MAC) operation
40-stage Barrel Shifter
Dual data fetch

Peripheral Features


High-current sink/source I/O pins: 25 mA/25 mA
Three 16-bit timers/counters – option to pair up 16-bit timers into 32-bit timer modules
One 16-bit Capture input functions
Two 16-bit Compare/PWM output functions
Four PWM generators with 8 outputs
10-Bit 2000 Ksps Analogue-to-Digital Converter (ADC) – 6 to 12 channels depending on model
Four Analogue Comparators
3-wire SPI modules
I2CTM module
UART Module

Liens connexes