STMicroelectronics STM32WB55CEU6 CMOS Wireless System On Chip SOC 48-Pin UFQFPN

Offre groupée disponible

Sous-total (1 paquet de 2 unités)*

11,69 €

(TVA exclue)

14,144 €

(TVA incluse)

Add to Basket
sélectionner ou taper la quantité
Temporairement en rupture de stock
  • Expédition à partir du 12 octobre 2026
Besoin de plus? Cliquez sur " Vérifier les dates de livraison " pour plus de détails
Unité
Prix par unité
le paquet*
2 - 85,845 €11,69 €
10 - 185,495 €10,99 €
20 - 485,195 €10,39 €
50 - 984,91 €9,82 €
100 +4,67 €9,34 €

*Prix donné à titre indicatif

Options de conditionnement :
N° de stock RS:
192-3955
Référence fabricant:
STM32WB55CEU6
Fabricant:
STMicroelectronics
Recherchez des produits similaires en sélectionnant un ou plusieurs attributs.
Sélectionner tout

Marque

STMicroelectronics

Product Type

Wireless System On Chip SOC

Processing Unit

Bluetooth

Technology

CMOS

Mount Type

Surface

Package Type

UFQFPN

Pin Count

48

Clock Frequency

64MHz

Interface Type

SPI

Program Memory Size

512kB

Program Memory Type

FLASH

Minimum Supply Voltage

1.71V

Maximum Supply Voltage

3.6V

Data RAM Size

256kB

Number of I/Os

72

Minimum Operating Temperature

-40°C

Data RAM Type

SRAM

Maximum Operating Temperature

85°C

Series

STM32WB

Standards/Approvals

No

Height

0.55mm

Length

7.1mm

Width

7.1 mm

Automotive Standard

No

Pays d'origine :
CN
Wireless and ultra-low-power devices embed a powerful and ultra-low-power radio. They contain a dedicated Arm® Cortex® -M0+ for performing all the real-time low layer operation.

Designed to be extremely low-power and are based on the high-performance Arm® Cortex®-M4 32-bit RISC core operating at a frequency of up to 64 MHz. The Cortex®-M4 core features a Floating point unit (FPU) single precision that supports all Arm® single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) that enhances application security.

Enhanced inter-processor communication is provided by the IPCC with six bidirectional channels. The HSEM provides hardware semaphores used to share common resources between the two processors.

High-speed memories (Flash memory up to 1 Mbyte, up to 256 Kbyte of SRAM), a Quad-SPI Flash memory interface (available on all packages) and an extensive range of enhanced I/Os and peripherals.

Liens connexes

Recently viewed