Alliance Memory AS4C16M16SA-6TCN SDRAM 256 MB Surface, 54-Pin 16 bit TSOP

Offre groupée disponible

Sous-total (1 paquet de 2 unités)*

6,86 €

(TVA exclue)

8,30 €

(TVA incluse)

Add to Basket
sélectionner ou taper la quantité
Temporairement en rupture de stock
  • 108 unité(s) expédiée(s) à partir du 19 mars 2026
Besoin de plus? Cliquez sur " Vérifier les dates de livraison " pour plus de détails
Unité
Prix par unité
le paquet*
2 - 83,43 €6,86 €
10 - 183,115 €6,23 €
20 - 483,055 €6,11 €
50 - 983,025 €6,05 €
100 +2,725 €5,45 €

*Prix donné à titre indicatif

Options de conditionnement :
N° de stock RS:
230-8414
Numéro d'article Distrelec:
304-31-275
Référence fabricant:
AS4C16M16SA-6TCN
Fabricant:
Alliance Memory
Recherchez des produits similaires en sélectionnant un ou plusieurs attributs.
Sélectionner tout

Marque

Alliance Memory

Memory Size

256MB

Product Type

SDRAM

Organisation

16M x 16 Bit

Data Bus Width

16bit

Address Bus Width

13bit

Number of Bits per Word

16

Maximum Clock Frequency

166MHz

Maximum Random Access Time

5ns

Number of Words

4M

Mount Type

Surface

Package Type

TSOP

Pin Count

54

Minimum Operating Temperature

0°C

Maximum Operating Temperature

70°C

Length

22.35mm

Width

10.29 mm

Height

1.2mm

Standards/Approvals

No

Series

AS4C16M16SA-C&I

Automotive Standard

No

Minimum Supply Voltage

3V

Supply Current

60mA

Maximum Supply Voltage

3.6V

The Alliance Memory 256Mb SDRAM is a high-speed CMOS synchronous DRAM containing 256 Mbits. It is internally configured as 4 Banks of 4M word x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command.

Fast access time from clock: 5/5.4 ns

Fast clock rate: 166/143 MHz

Fully synchronous operation

Internal pipelined architecture

4M word x 16-bit x 4-bank

Liens connexes

Recently viewed