ISSI IS43TR16128DL-107MBL-TR SDRAM 128 MB Surface, 96-Pin 16 bit BGA
- N° de stock RS:
- 648-082
- Référence fabricant:
- IS43TR16128DL-107MBL-TR
- Fabricant:
- ISSI
Sous-total (1 unité)*
3,36 €
(TVA exclue)
4,07 €
(TVA incluse)
Informations sur le stock actuellement non accessibles - Veuillez vérifier plus tard
Unité | Prix par unité |
|---|---|
| 1 + | 3,36 € |
*Prix donné à titre indicatif
- N° de stock RS:
- 648-082
- Référence fabricant:
- IS43TR16128DL-107MBL-TR
- Fabricant:
- ISSI
Spécifications
Documentation technique
Législations et de normes
Détails du produit
Recherchez des produits similaires en sélectionnant un ou plusieurs attributs.
Sélectionner tout | Attribut | Valeur |
|---|---|---|
| Marque | ISSI | |
| Memory Size | 128MB | |
| Product Type | SDRAM | |
| Organisation | 128M x 16 bit | |
| Data Bus Width | 16bit | |
| Maximum Clock Frequency | 1066MHz | |
| Mount Type | Surface | |
| Package Type | BGA | |
| Minimum Operating Temperature | 0°C | |
| Pin Count | 96 | |
| Maximum Operating Temperature | 95°C | |
| Standards/Approvals | RoHS | |
| Series | IS43TR16128DL | |
| Minimum Supply Voltage | 1.2V | |
| Supply Current | 85mA | |
| Maximum Supply Voltage | 1.45V | |
| Automotive Standard | No | |
| Sélectionner tout | ||
|---|---|---|
Marque ISSI | ||
Memory Size 128MB | ||
Product Type SDRAM | ||
Organisation 128M x 16 bit | ||
Data Bus Width 16bit | ||
Maximum Clock Frequency 1066MHz | ||
Mount Type Surface | ||
Package Type BGA | ||
Minimum Operating Temperature 0°C | ||
Pin Count 96 | ||
Maximum Operating Temperature 95°C | ||
Standards/Approvals RoHS | ||
Series IS43TR16128DL | ||
Minimum Supply Voltage 1.2V | ||
Supply Current 85mA | ||
Maximum Supply Voltage 1.45V | ||
Automotive Standard No | ||
- Pays d'origine :
- TW
The ISSI 2Gb DDR3L SDRAM supports standard voltage of VDD and VDDQ at 1.5V, ± 0.075V and low voltage operation at 1.35V, +0.1V, −0.067V with backward compatibility to 1.5V. It delivers high-speed data transfer with system frequencies up to 1066MHz and features 8 internal banks for concurrent operations. The architecture is based on an 8n-bit prefetch and includes programmable CAS latency, additive latency options of 0 CL−1 or CL−2, and CAS write latency CWL based on tCK. Burst length is programmable to 4 or 8 with selectable burst sequence modes including sequential and interleave.
BL switch on the fly
Auto Self Refresh
Self Refresh Temperature