Microchip DSPIC33CK256MP503-I/M5, Microprocessor dsPIC 16bit 100MHz 36-Pin UQFN
- N° de stock RS:
- 179-3989P
- Référence fabricant:
- DSPIC33CK256MP503-I/M5
- Fabricant:
- Microchip
Actuellement indisponible
Nous ne savons pas si cet article sera de nouveau en stock, il n'est plus vendu par le fabricant.
- N° de stock RS:
- 179-3989P
- Référence fabricant:
- DSPIC33CK256MP503-I/M5
- Fabricant:
- Microchip
Spécifications
Documentation technique
Législations et de normes
Détails du produit
Recherchez des produits similaires en sélectionnant un ou plusieurs attributs.
Sélectionner tout | Attribut | Valeur |
|---|---|---|
| Marque | Microchip | |
| Family Name | dsPIC | |
| Data Bus Width | 16bit | |
| Maximum Frequency | 100MHz | |
| I/O Voltage | 3 → 3.6V | |
| Fabrication Technology | CMOS | |
| Mounting Type | Surface Mount | |
| Package Type | UQFN | |
| Pin Count | 36 | |
| Typical Operating Supply Voltage | 3.6 (Maximum) V | |
| Dimensions | 5 x 5 x 0.55mm | |
| Minimum Operating Temperature | -40 °C | |
| Automotive Standard | AEC-Q100 | |
| Maximum Operating Temperature | +85 °C | |
Sélectionner tout | ||
|---|---|---|
Marque Microchip | ||
Family Name dsPIC | ||
Data Bus Width 16bit | ||
Maximum Frequency 100MHz | ||
I/O Voltage 3 → 3.6V | ||
Fabrication Technology CMOS | ||
Mounting Type Surface Mount | ||
Package Type UQFN | ||
Pin Count 36 | ||
Typical Operating Supply Voltage 3.6 (Maximum) V | ||
Dimensions 5 x 5 x 0.55mm | ||
Minimum Operating Temperature -40 °C | ||
Automotive Standard AEC-Q100 | ||
Maximum Operating Temperature +85 °C | ||
- Pays d'origine :
- US
Microchip’s dsPIC33CK family of digital signal controllers (DSCs) features a single 100 MIPS 16-bit dsPIC® DSC core with integrated DSP and enhanced on-chip peripherals. These DSCs enable the design of high-performance, precision motor control systems that are more energy efficient, quieter in operation and provide extended motor life. They can be used to control BLDC, PMSM, ACIM, SR and stepper motors.
3.0V to 3.6V, -40ºC to +125ºC, DC to 100 MIPS
dsPIC33CK DSC Core:
Modified Harvard architecture with 16-bit data and 24-bit instructions
Code efficient (C and Assembly) CPU architecture designed for real-time applications
16 16-bit working registers
4 sets of interrupt context saving registers, including ACC and CPU status for fast interrupt handling
Single-cycle, mixed-sign 32-bit MUL
Fast 6-cycle hardware 32/16 and 16/16 DIV
Dual 40-bit fixed point Accumulators (ACC) for DSP operations
Single-cycle MAC/MPY with dual data fetch and result write-back
Zero overhead looping support
dsPIC33CK DSC Core:
Modified Harvard architecture with 16-bit data and 24-bit instructions
Code efficient (C and Assembly) CPU architecture designed for real-time applications
16 16-bit working registers
4 sets of interrupt context saving registers, including ACC and CPU status for fast interrupt handling
Single-cycle, mixed-sign 32-bit MUL
Fast 6-cycle hardware 32/16 and 16/16 DIV
Dual 40-bit fixed point Accumulators (ACC) for DSP operations
Single-cycle MAC/MPY with dual data fetch and result write-back
Zero overhead looping support
