Microchip PIC18F46Q10-I/PT, 8 bit PIC, PIC XLP 18Q Microcontroller, 64 MHz, 64kB FLASH, 44-Pin QFP

Offre groupée disponible

Sous-total (1 paquet de 5 unités)*

6,30 €

(TVA exclue)

7,60 €

(TVA incluse)

Add to Basket
sélectionner ou taper la quantité
En stock
  • Plus 135 unité(s) expédiée(s) à partir du 15 décembre 2025
Besoin de plus? Cliquez sur " Vérifier les dates de livraison " pour plus de détails
Unité
Prix par unité
le paquet*
5 - 51,26 €6,30 €
10 - 201,236 €6,18 €
25 - 451,138 €5,69 €
50 - 701,116 €5,58 €
75 +1,092 €5,46 €

*Prix donné à titre indicatif

Options de conditionnement :
N° de stock RS:
236-8944
Référence fabricant:
PIC18F46Q10-I/PT
Fabricant:
Microchip
Recherchez des produits similaires en sélectionnant un ou plusieurs attributs.
Sélectionner tout

Marque

Microchip

Series

PIC XLP 18Q

Product Type

Microcontroller

Package Type

QFP

Mount Type

Surface

Pin Count

44

Device Core

PIC

Data Bus Width

8bit

Program Memory Size

64kB

Maximum Clock Frequency

64MHz

Maximum Supply Voltage

5.5V

DACs

1 x 5 Bit

Minimum Operating Temperature

-40°C

Number of Programmable I/Os

36

Maximum Operating Temperature

85°C

Standards/Approvals

REACH, RoHS3

Minimum Supply Voltage

1.8V

Automotive Standard

No

Instruction Set Architecture

RISC

ADCs

35 x 10 Bit

Program Memory Type

FLASH

The Microchip microcontroller features analog, core independent, and communication peripherals for a wide range of general purpose and low power applications. These 28/40/44-pin devices are equipped with a 10-bit ADC with Computation (ADC2) automating Capacitive Voltage Divider (CVD) techniques for Advanced touch sensing, averaging, filtering, oversampling and performing automatic threshold comparisons. They also offer a set of core independent peripherals such as Complementary Waveform Generator (CWG), Windowed Watchdog timer (WWDT), Cyclic Redundancy Check (CRC)/Memory Scan, Zero-Cross Detect (ZCD), Configurable Logic Cell (CLC), and Peripheral Pin Select (PPS), providing increased design flexibility and lower system cost.

C Compiler optimized RISC architecture

64 MHz clock input over the full VDD range

62.5 ns minimum instruction cycle

Programmable 2-level interrupt priority

31-Level deep hardware stack

Three 8 bit Timers (TMR2/4/6) with hardware limit timer (HLT)

Four 16-Bit Timers (TMR0/1/3/5)

Low current power on reset (POR)

Power up timer (PWRT)

Brown out reset (BOR)

low power BOR (LPBOR) option

Liens connexes