Microchip, 16bit dsPIC, dsPIC30F Microcontroller, 25MHz, 66 kB Flash, 64-Pin TQFP

Sous-total (1 plateau de 160 unités)*

1 332,48 €

(TVA exclue)

1 612,32 €

(TVA incluse)

Add to Basket
sélectionner ou taper la quantité
En stock
  • 160 unité(s) prête(s) à être expédiée(s) d'un autre centre de distribution
Besoin de plus? Cliquez sur " Vérifier les dates de livraison " pour plus de détails
Unité
Prix par unité
le plateau*
160 +8,328 €1 332,48 €

*Prix donné à titre indicatif

N° de stock RS:
178-5222
Référence fabricant:
DSPIC30F5011-30I/PT
Fabricant:
Microchip
Recherchez des produits similaires en sélectionnant un ou plusieurs attributs.
Sélectionner tout

Marque

Microchip

Family Name

dsPIC30F

Package Type

TQFP

Mounting Type

Surface Mount

Pin Count

64

Device Core

dsPIC

Data Bus Width

16bit

Program Memory Size

66 kB

Maximum Frequency

25MHz

RAM Size

4.096 kB

USB Channels

0

Number of PWM Units

8 x 16 bit

Number of SPI Channels

2

Number of USART Channels

0

Number of I2C Channels

1

Typical Operating Supply Voltage

2.5 → 5.5 V

Number of UART Channels

2

Number of CAN Channels

2

Instruction Set Architecture

RISC

Minimum Operating Temperature

-40 °C

Program Memory Type

Flash

Number of PCI Channels

0

ADCs

16 x 12 bit

Maximum Number of Ethernet Channels

0

Number of Ethernet Channels

0

Dimensions

10 x 10 x 1.2mm

Width

10mm

Number of ADC Units

1

Height

1.2mm

Number of LIN Channels

0

Length

10mm

Maximum Operating Temperature

+85 °C

Pulse Width Modulation

8 x 16 bit

dsPIC30F5011/5013 16-Bit Digital Signal Controllers


Microchip’s dsPIC30F family of Digital Signal Controllers (DSCs) offer designers DSP like performance with the simplicity of an MCU. The dsPIC30F5011/5013 devices are general purpose DSCs that feature peripherals suitable for a variety of different applications.

CPU Features


30 MIPS Max. CPU Speed

Modified Harvard architecture

C compiler optimized instruction set architecture

83 base instructions with flexible addressing modes

24-bit wide instructions, 16-bit wide data path

66 Kbytes on-chip Flash program space

4 Kbytes of on-chip data RAM

1 Kbyte of non-volatile data EEPROM

16 x 16-bit working register array

Up to 41 interrupt sources

DSP Engine Features


Modulo and Bit-Reversed modes

Two 40-bit wide accumulators with optional saturation logic

17-bit x 17-bit single-cycle hardware fractional/integer multiplier

All DSP instructions are single cycle - Multiply-Accumulate (MAC) operation

Single cycle ±16 shift Dual data fetch

Peripheral Features


High-current sink/source I/O pins: 25 mA/25 mA

Five 16-bit timers/counters – option to pair up 16-bit timers into 32-bit timer modules

One 16-bit Capture input functions

Two 16-bit Compare/PWM output functions

Data Converter Interface (DCI) supports common audio codec protocols, including I2S and AC’97

PWM generators with 8 outputs

12-Bit 200 ksps Analogue-to-Digital Converter (ADC) – 16 Channels

3-wire SPI modules

I2CTM module

Two UART Modules

Two CAN bus Modules

Liens connexes