Microchip PIC18F25K42-I/SS, 8 bit 8 Bit CPU, PIC18F25K42 Microcontroller, 64 MHz, 32kB FLASH, 28-Pin SSOP

Offre groupée disponible

Sous-total (1 paquet de 5 unités)*

8,52 €

(TVA exclue)

10,31 €

(TVA incluse)

Add to Basket
sélectionner ou taper la quantité
En stock
  • Plus 275 unité(s) expédiée(s) à partir du 15 décembre 2025
Besoin de plus? Cliquez sur " Vérifier les dates de livraison " pour plus de détails
Unité
Prix par unité
le paquet*
5 - 201,704 €8,52 €
25 - 951,654 €8,27 €
100 +1,592 €7,96 €

*Prix donné à titre indicatif

Options de conditionnement :
N° de stock RS:
146-3460
Référence fabricant:
PIC18F25K42-I/SS
Fabricant:
Microchip
Recherchez des produits similaires en sélectionnant un ou plusieurs attributs.
Sélectionner tout

Marque

Microchip

Series

PIC18F25K42

Product Type

Microcontroller

Package Type

SSOP

Mount Type

Surface

Pin Count

28

Device Core

8 Bit CPU

Data Bus Width

8bit

Program Memory Size

32kB

Interface Type

SPI

Maximum Clock Frequency

64MHz

RAM Size

2kB

Maximum Supply Voltage

5.5V

Number of Programmable I/Os

25

Minimum Operating Temperature

-40°C

Maximum Power Dissipation Pd

800mW

Analogue Comparators

2

DACs

1 x 5 Bit

Maximum Operating Temperature

85°C

Height

1.8mm

Standards/Approvals

RoHS

Width

5.6 mm

Length

10.5mm

Minimum Supply Voltage

1.8V

Number of Timers

2

Program Memory Type

FLASH

Instruction Set Architecture

RISC

Automotive Standard

No

ADCs

24 x 12 Bit

PIC18(L)FxxK42 MCUs integrate a rich set of core independent peripherals, intelligent analog peripherals and large Flash/RAM/EEPROM memories. These 28-, 40- and 48-pin devices also offer a host of low power features, performance improvements and design flexibility options that easily and rapidly enable the complex set of functions required by many of today's embedded control applications.

Vectored Interrupt (VI) capability - Faster interrupt response time

Programmable single or dual priority

Two level hardware context saving

Direct Memory Access (DMA) controllers

Eliminates need for CPU involvement in data transfers

Access to all memory spaces and peripherals

Flexible source and destination message sizes

Programmable DMA priority

Liens connexes