Microchip PIC18F26Q10-E/MLVAO, 8 bit 8 Bit MCU, PIC18F26/45/46Q10 8 Bit Microcontroller, 64 MHz, 64kB FLASH, 40-Pin VQFN

Voir la catégorie

Sous-total (1 boîte de 610 unités)*

717,97 €

(TVA exclue)

868,64 €

(TVA incluse)

Add to Basket
sélectionner ou taper la quantité
Temporairement en rupture de stock
  • Expédition à partir du 05 février 2026
Besoin de plus? Cliquez sur " Vérifier les dates de livraison " pour plus de détails
Unité
Prix par unité
La Boite*
610 +1,177 €717,97 €

*Prix donné à titre indicatif

N° de stock RS:
631-500
Référence fabricant:
PIC18F26Q10-E/MLVAO
Fabricant:
Microchip
Recherchez des produits similaires en sélectionnant un ou plusieurs attributs.
Sélectionner tout

Marque

Microchip

Product Type

8 Bit Microcontroller

Series

PIC18F26/45/46Q10

Package Type

VQFN

Mount Type

Surface

Pin Count

40

Device Core

8 Bit MCU

Data Bus Width

8bit

Program Memory Size

64kB

Maximum Clock Frequency

64MHz

Maximum Supply Voltage

5.5V

Analogue Comparators

2

Number of Programmable I/Os

36

DACs

5 bit

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

125°C

Standards/Approvals

No

Minimum Supply Voltage

1.8V

Automotive Standard

No

ADCs

10 Bit

Number of Timers

7

Program Memory Type

FLASH

Instruction Set Architecture

RISC Architecture

Pays d'origine :
TH
The Microchip Microcontrollers feature analogue, core independent, and communication peripherals for a wide range of general purpose and low-power applications. These microcontroller devices are equipped with a 10-bit ADC with Computation (ADCC) automating Capacitive Voltage Divider (CVD) techniques for advanced touch sensing, averaging, filtering, oversampling and performing automatic threshold comparisons. They also offer a set of core independent peripherals such as Complementary Waveform Generator (CWG), Windowed Watchdog Timer (WWDT), Cyclic Redundancy Check (CRC)/Memory Scan, Zero-Cross Detect (ZCD), Configurable Logic Cell (CLC), and Peripheral Pin Select (PPS), providing increased design flexibility and lower system cost.

C Compiler optimized RISC architecture

Programmable 2 level interrupt priority

31 level deep hardware stack

Three 8 bit timers with hardware limit timer

Four 16 bit timers

Low current power on reset

Power up timer

Brown out reset

Low power BOR option

Liens connexes