Infineon IRS2113STRPBF High Side Gate Driver, 2 A 16-Pin 20 V, SOIC

Offre groupée disponible

Sous-total (1 paquet de 2 unités)*

5,33 €

(TVA exclue)

6,45 €

(TVA incluse)

Add to Basket
sélectionner ou taper la quantité
Temporairement en rupture de stock
  • Expédition à partir du 13 mai 2026
Besoin de plus? Cliquez sur " Vérifier les dates de livraison " pour plus de détails
Unité
Prix par unité
le paquet*
2 - 182,665 €5,33 €
20 - 482,24 €4,48 €
50 - 982,10 €4,20 €
100 - 1981,945 €3,89 €
200 +1,81 €3,62 €

*Prix donné à titre indicatif

Options de conditionnement :
N° de stock RS:
258-4006
Référence fabricant:
IRS2113STRPBF
Fabricant:
Infineon
Recherchez des produits similaires en sélectionnant un ou plusieurs attributs.
Sélectionner tout

Marque

Infineon

Product Type

Gate Driver Module

Output Current

2A

Pin Count

16

Fall Time

17ns

Package Type

SOIC

Driver Type

High Side

Rise Time

25ns

Minimum Supply Voltage

10V

Maximum Supply Voltage

20V

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

150°C

Standards/Approvals

RoHS Compliant

Series

IRS

Automotive Standard

No

The Infineon high voltage, high speed power MOSFET and IGBT drivers with independent high-side and low-side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. Logic inputs are compatible with standard CMOS or LSTTL output, down to 3.3 V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. Propagation delays are matched to simplify use in high frequency applications. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high-side configuration which operates up to 500 V or 600 V.

Gate drive supply range from 10 V to 20 V

Under voltage lockout for both channels

3.3 V logic compatible

Separate logic supply range from 3.3 V to 20 V

Logic and power ground ± 5V offset

CMOS Schmitt-triggered inputs with pull-down

Cycle by cycle edge-triggered shutdown logic

Matched propagation delay for both channels

Outputs in phase with inputs

Liens connexes